



HIGH INTEGRATION OF FULL H BRIDGE ON SILICON INTERPOSER

Jean Charbonnier1, Venceslass Rat1, Hamilton de Carvalho1, Joerg Siegert2, Klaus Pressel3, Dominique Bergogne1, Gilles Simon1

1 Univ. Grenoble Alpes, F-38000 Grenoble France - CEA, LETI, MINATEC Campus, F-38054 Grenoble France 2 AMS AG 8141 Premstaetten, Austria, 3 Infineon Technologies AG, 93049 Regensburg, Germany Corresponding author: jean.charbonnier@cea.fr













Introduction

- 2 3D stacking of power MOSFETs
- 3 Resistance
- 4 Experimental demonstration
- 5 Perspectives





• Power modules and power discretes market is said to be doubled by 2020 (Yole Developpement).



Power module market, split by application

Yole Developpement – Semicon Europa 2015 – Power electronics

- The need for miniaturization and for more functionality in a smaller volume is real.
 - Assembly and packaging involving system in package (SiP) will play a major role.
 - 3D and Si interposer technologies provide interesting and smart alternatives for low parasitic connection and improved heat dissipation to standard laminates substrate
- This study introduce a power module with 5A MOSFET power chips mounted on a Si interposer to study the capability of Cu pillar technology and through silicon via (TSV) technology for power electronic applications.



3D integration of power modules





DATA Communications Passives Actives Connections (Packaging)



This work

DATA Communications Passives Actives Connections (Packaging)

+ Wafer Level Technology





2 3D stacking of power MOSFETs





- Simple device : Full H bridge
- 4x 5A Power MOS on a passive Silicon Interposer (1st step)
- Possibility to embedded the Driver inside the interposer
- Short interconnection length:
- ➔ low consumption
- → low parasite for high switching rate capability





The demonstrator features:

- Cu Redistribution layer (RDL) on Power MOS
- Copper Pillar Matrix
- Front side Cu RDL on Si Interposer
- 3x Al lines for driver integration simulation
- TSV Matrix
- Backside Cu RDL
- Under Bump Metallization (UBM) Matrix

In order to minimize the overall resistance and to optimize heat dissipation each matrix has been designed as a honeycomb array.

Moreover, each array is inserted in the other with respect to the minimum critical dimensions of the design rules.



Compact integration of TSVs, pillars and solder balls.





- Power MOS interconnection
 - Cu Redistribution layer (RDL) on Power MOS to spread the current from the pads
 - Copper/Nickel/SnAg bump 105µm diameter matrix



Diced DMOS chip before stacking

Cu Ni SnAg power bump

Silicon interposer Process: Front side interconnections

Front side interconnections: RDL and Pillar



leti

Ceatech



7– Passivation opening and front side RDL Cu plating



8 – Final passivation and copper pillars



Back side processing TSV, BRDL metallization

- Front side rerouting
 - Front side Cu RDL lithography
 - 3µm thick Cu RDL ECD
 - Mineral passivation
 - Passivation opening
 - Landing pillar lithography
 - Cu Ni Au pillar ECD

Front side processing FRDL, passivation and copper pillars SEM observation

leti Silicon interposer – general cross section



Technology global cross section Ams/Leti mixed process



Prototyping: Assembly



Infineon DMOS top die





Power copper bumps (Ø105µm)





Prototyping: Assembly

- **Die to Wafer Stacking**
- **Capillary Underfilling**
- Top die Thinning until 60µm
- Debonding
- Dicing



Infineon DMOS chips after stacking on ams/Leti Si interposer after reflow and underfilling wafer level





9 - Infineon DMOS die to wafer stacking

10 - Underfilling, temporary carrier debonding and dicing



Optical top view the power MOS H-Bridge after Top die Thinning



➔ Promising integration for efficient cooling of DMOS backside after thinning

leti

ALTERNATIVE FULL "WAFER LEVEL" PROCESS FLOW





2 - Wafer level overmolding



3 - Planarization (optional)



7 - Mounting on dicing frame, dicing and final delivery



4 - Debonding (wafer thickness 600-700µm)



5 – wafer flip







Usually complex process steps due to thin wafer handling (warp, detection, silicon breakage)

From debonding to dicing process (step 4 to 7), a 600µm to 700µm thick wafer is easier to handle thanks to molding !



Wafer Level Balling



Dar 245 49-Der anna



Application to Full module



Full wafers of H bridge Modules after WLOM and WLB



- Power modules have been successfully produced at wafer level
- Process cost and time optimized thanks to new WLOM and WLB collectives approaches
- Combined molding underfiling process has been developed and applied to the demonstrator





Resistance



Si interposer Electrical characterisation

- Kelvin TSV 80x200µm for 3 technological splits of TSV sidewall copper thickness:
 - 4.7µm

leti

Ceatech

- 3.6µm
- 2.7µm

➔ Very low resistance for Power application



• Added resistance due to 3D integration:



Resistance of a Single TSV including FS and Back side 40µm width connections



Contact resistance Kelvin TSV

Single TSV resistance:

- Front side access: 21mΩ
- Back side access: 17mΩ
- 56 (21+17) = **19mΩ** for a Single TSV

Si interposer Electrical characterisation

- Kelvin TSV 80x200µm for 3 technological splits of TSV sidewall copper thickness:
 - 4.7µm

leti

Ceatech

- 3.6µm
- 2.7µm

➔ Very low resistance for Power application



• Added resistance due to 3D integration:





Single TSV resistance:

- Front side access: 21mΩ
- Back side access: 17mΩ
- 56 $(21+17) = 19m\Omega$ for a Single TSV

Added resistance per mm²:

- TSV density = 18.5 TSV/mm2
- TSV resistance: 1.0 mΩ/mm2
- Bumps resistance: 3.60x10⁻² mΩ/mm2
- Balls resistance: $1.17 \text{ m}\Omega/\text{mm}2$

Rtot = RTSV + Rinterco = $1.0 + 1.2 = 2.2 \text{ m}\Omega/\text{mm}^2$ added to Ron

leti

Measured resistance on test board

Die only	Wire bonded	Balled brazed
125 [mΩ]	204 [mΩ]	127 [mΩ]

Measured On-resistance for one power switch







Experimental demonstration





Experimental demonstration

- 100kHz switching frequency
- 48VDC supply
- 15A pic (for testing only) 5A rated





15A pic without heatsinking with 5A devices (no heatsink = easier to test) => High temperature rise => Ron increases => Von increases

leti

Experimental circuit and technology



The silicon interposer is capable of hosting the gate driver



3D technological stack at wafer level

leti ceatech

Experimental demonstration, switching



- Yellow : M+ Bridge Output voltage
 - Rise/Fall time : 7.6 ns
- Red : Load Current
 - 4.6 A
- Blue : DC Bus voltage
 - 41 V
- Approximated switching losses
 - 1.2 uJ per switch
 - Less than 500 mW for the H-Bridge @100 kHz)
- Approximated conduction losses
 - 5 W for the H-Bridge (180 W Output Power)







Conclusions:

- A new complete 3D integrated H bridge device has been proposed, designed and processed through the collaboration of Infineon, ams and Leti.
- Dedicated process modules, design and design rules have been developed and applied for this power application in the 1 hundred to kilowatt range, including thick copper rerouting.
- The good electrical performance of the setup is reflected for example in the very low Kelvin TSV contact resistance of $2.1 \text{m}\Omega$ as well as by fully functional DMOS devices.
- Measured switching performance is satisfactory

These results confirm the path for new types of 3D applications in the field of medium power devices.

Relatives dimensions between active interposer (drivers + passives) could be overpassed by using Leti CIWIS technology or switching to FO-WLP.

Acknowledgments:

- Support of the Enhanced Power Pilot Line (EPPL) project : <u>http://www.eppl-project.eu</u>
- ENIAC JU and national grants from Austria, France and Germany
- The technical teams from Infineon, ams and Leti for the fruitful and exciting collaboration!

Thanks for your attention! Any questions?



Acknowledgments:

With the support of the Enhanced Power Pilot Line (EPPL) project, funded by the ENIAC JU Great thanks to Myriam Assous, Aurelia Plihon, Rémi Franiatte and Daniel Mermin for their valuable technological contribution in the realization of the 3D stack and for the brazing of the assembled stack onto the printed circuit board.





